JTAG Header for FPGA/CPLD Applications (Comcom Electronics Standard)

It appears that you are using AdBlocking software. The cost of running this website is covered by advertisements. If you like it please feel free to a small amount of money to secure the future of this website.

connector wiring scheme

Pin Name Direction Description
1 TCK OUT Test Clock
2 GND - Ground
3 TDI OUT Test Data Input
4 GND - Ground
5 TDO IN Test Data Output
6 VCC - Power Supply
7 TMS OUT Test Mode Select
8 TRS OUT Test Reset



Category:Computer Peripheral Connectors


© 1998-2024 – Nicola Asuni - Tecnick.com - All rights reserved.
about - disclaimer - privacy